AMP

Chapter 3: Computer Organisation — Online MCQ Test

COMPUTER APPLICATIONS · CLASS 11th · Tamil Nadu State Board
Practice Chapter 3: Computer Organisation with a free chapter-wise online MCQ test. This chapter covers: This chapter covers microprocessors memory architectures and peripheral device connections. Students study instruction cycles RAM ROM cache memory types system buses and secondary.... AI-generated questions from basic to board-exam level, with instant results and explanations.

Start Exam on Full Site →

Chapter 3: Computer Organisation — Important Questions & Answers

Which component is known as the 'brain' of the computer?
  • A. RAM
  • B. CPU
  • C. ROM
  • D. Hard Disk
Answer: B. CPU
The CPU (Central Processing Unit) performs all calculations and logical operations, acting as the brain of the computer.
What does RAM stand for?
  • A. Read Access Memory
  • B. Random Access Memory
  • C. Rapid Access Memory
  • D. Readily Available Memory
Answer: B. Random Access Memory
RAM is an acronym for Random Access Memory, which is the volatile primary memory of a computer.
Which component acts as a high-speed buffer between the CPU and main memory?
  • A. Hard Disk
  • B. Cache Memory
  • C. Flash Drive
  • D. Control Unit
Answer: B. Cache Memory
Cache memory is a small, fast memory unit placed between the CPU and main memory to speed up data access.
If a computer has a 32-bit address bus, how many memory locations can it address?
  • A. 32
  • B. 64 GB
  • C. 2^32
  • D. 2 * 32
Answer: C. 2^32
The address bus width determines the number of memory locations; a 32-bit bus can address 2^32 distinct locations.
In computer architecture, what is the significance of the Control Unit (CU)?
  • A. It performs all arithmetic calculations
  • B. It temporarily stores data and instructions
  • C. It directs the flow of data and governs system operations
  • D. It provides long-term storage for the OS
Answer: C. It directs the flow of data and governs system operations
The Control Unit acts as the 'traffic cop' of the CPU, coordinating activities between the ALU, registers, and I/O devices.